As design complexity increases, functional verification becomes a crucial issue to ensure design correctness at an early design stage. Traditional methods for verifying functional designs are based on the HDL simulation, which is becoming the bottleneck of the design cycle because of the increasing design complexity. The accurate verification ability at the architectural level through a large set of the test programs and real world applications is a foundation for the next design step. In this paper, we describe how to verify a functional model on a real target system. The proposed methodology called virtual chip makes it possible not only to check the functional correctness on real systems, but also to explore design space by measuring the performance effectiveness of various architecture parameters under real applications. Experimental results show that functional models can be verified on real systems using complicated application programs. The proposed functional verification method is faster than HDL simulation and even comparable to emulation.
Introduction
According to advances in design methodology and semiconductor technology, the complexity of a design is so rapidly increasing that more than one million transistors can be integrated on a single chip. This makes it difficult to verify such a complex design. In addition to the design complexity, lifetime of a design becomes shorter than ever before. It is very important to reduce the design time as minimal as possible in order to fit the design in a narrow time-to-market window. Thus, an efficient verification methodology is essential to make the first silicon chip work on its target system. This is the major reason why verification receives significant attentions from academia and industries.
It is well-known fact the cost associated with debugging increases exponentially if the bugs are found at the later design stage. This means that a trivial design bug at the functional level design stage leads to critical defects in the market. Therefore, we have to test the functionality of the design at an early design stage in order to avoid critical problems that may be amplified at the later design stage. In addition, we need to guarantee the functionality on the target system where the designed chip will work. To reduce the total development time, the chip and its target Permission to make digital/hard copy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. DAC 98, San Francisco, California 01998 ACM 0-89791-964-5/98/06.. $5.00 system should be concurrently developed [I] . To verify the functionality on the target system is an important problem to be solved, but it is quite difficult because only a functional model not adequate for the board-level testing is available at an early design stage.
Previous functional verification methodologies rely on the test vector simulations and the consistency check between design stages [3, 4] . Even with a great deal of effort for verification, some design bugs are often detected while running applications on the fabricated chip [3] . This suggests the necessity of executing the real world applications. Since there are many obstacles in simulating real world applications, it is practically difficult to simulate the functional design for such a complex application, if not impossible. To overcome the difficulty in simulating real world applications, emulation has received spotlights in state-ofart chip designs [2,3,8,9]. However a gate-level design of the chip needs to be completed before starting the emulation. Thus this method can be employed only at the final verification stage.
To run real world applications with simulation, we need to construct a HDL simulation environment including system models and system model interfaces such as various kinds of peripherals. An accurate simulation model is inevitable to execute operating systems and application programs perfectly. Building the accurate models of simulation environment is as difficult and timeconsuming as the chip design. Moreover it is really difficult to guarantee the correctness of these modeling with a conviction. Some system models have been applied only to limited area such as checking the protocol of a multiprocessor [I 1. Thus, we need a verification method that can test the functional design on target systems with directly using all hardware peripherals instead of software peripheral models.
There has been significant effort to reduce the development time [4, 6] , but previous works only focused on the reduction of simulation time and on the automatic synthesis of a gate-level design. There are no reported works that have attempted to simulate a functional model with a real target system in order to convince the functionality of the design. Needless to say, significant reduction of the development time can be achieved from the correct design specification of the desired function that is conformed on the target systems. In this paper, we propose a new functional verification methodology called Virtual Chip that enables the verification of functional models under real target systems and real application programs at an early design stage. The proposed methodology is also applicable to measuring the effectiveness of design alternatives to be explored.
The reminder of this paper is organized into four sections. In the following section, we introduce the concept of Virtual Chip and describe the design partition problem between hardware and software components of the virtual chip framework. In section 3, we present a virtual Pentium chip implementation as an example. We compare the performance of the proposed concept with other verification frameworks in section 4.
Virtual Chip
In this section, we introduce a new concept called Vi'irtzial Chip to make a functional model work on a real target system. A virtual chip is a functional model of a chip to be designed, whose external signals are supported by hardware. As shown in Fig. 1 . a virtual chip consists of two modules; the first module is the Pin Signal Generator (PSG) that generates and receives external pin signals of the chip to be designed, and the second one executes the functional model of the chip on a host computer. The PSG implemented in hardware using a rapid hardware prototyping method such as FPGA (Field Programmable Gate Array) can be regarded as the real chip on the target system, but its objective is only to imitate the pin signals of the real chip. Actual functional processing of the chip is performed in the second module that is implemented in high level languages such as C.
Target System
Henceforth we focus on how to design and implement the PSG and the FIM because how to model the functionality of a design has been well explored and researched.
Pin Signal Generator
The PSG is logically consisted of three units: Internal Interface Unit (IIU), External Interface Unit (EIU) and Operational Buffer Unit (OBU). IIU plays a role of interfacing with the FIM, EIU interfaces with the target system, and OBU handles the difference of operating frequency and I/O interface channel bandwidth between the FIM and the target system. Figure 2 shows a block diagram of the PSG. The second module running on the host computer is composed of Functional Interfacing Module (FIM) and Functional Processing Module (FPM), as shown in Fig. 2 . FPM contains core functional model of the chip to be designed. The role of FIM is to interface FPM and PSG. How they work together is described below. Whenever FPM needs a resource access to the target system, it sends a request to PSG, which emulates pin signals of the real chip, through FIM. When PSG receives a request from FPM, it translates the request into real chip signals according to the desired chip specification. Also PSG informs the target system's requests to FPM through FIM when it receives a request for the processing results of FPM from the target system. Since the external I/O bandwidth of the simulation host is usually smaller than the PSG-to-target system bandwidth, FPM cannot sendireceive all the information toifrom PSG at a time. Therefore, to manage the IiO bandwidth difference, FIM is required for information transfer between FPM and PSG.
Although a virtual chip might be slower than a real chip, we can make the functional model work on the target system with this method. The only difference between a real chip and a virtual chip is that processing speed of the former is much slower than the latter. But this does not mean that the virtual chip is analogous to the real chip working at slower clock frequency, because the external pin signals generated by the PSG can be made as fast as those of the real chip working in normal speed. Since external pin signals generated by hardware keep similar speed to those of the real chip for each memory access, the virtual chip can play the same role as the real chip if the target system does not depend on processing speed. Figure 3 illustrates the operation of Internal Interface Unit (IIU) in detail. IIU receives PSG control commands and information needed to generate one bus cycle from FIM. When IIU receives a command containing what bus cycle type is to be performed, it keeps the command in a temporary register. After that, FIM sends information needed for the bus cycle. In this case, IIU controls Operational Buffer Unit (OBU) to receive the information. Since the IIU knows the current bus cycle type, it can decide how many information transfers are needed. If the information received is sufficient, IIU invokes EIU to execute the bus cycle by passing the stored command. Also the IIU receives system requests and bus information through EIU and OBU, then sends these to FPM through FIM.
Internal Interface Unit
Since IIU is closely working with FIM, IIU is synchronized with the host computer that executes the FIM. However, EIU should work at the clock frequency of the target system to generate proper pin signals. As these two clocks are usually very different, IIU communicates with EIU using an asynchronous handshaking protocol as mentioned in section 2.2 in detail. Figure 4 represents External Interface Unit (EXU). Once EIU receives an operational command from IIU, it generates control signals and bus signals that should occur in a proper sequence. In addition, it monitors the status of the target system and operational status of the EIU itself. EIU transfers bus information of the target system to IIU through OBU, and sends directly operational status of the target system and EIU to IIU via a status communication channel.
External Interface Unit

Figure 3. Block Diagram of Internal Interface Unit
One of the most important purposes of the EIU is to emulate external IiO signals of the chip to be designed in order to make the virtual chip be recognized as an real chip. Therefore EIU is implemented in hardware whose functionality and external I/O interfaces are identical to the planned chip. 
Functional Interface Module
Because of the operating frequency and I/O bandwidth difference between FPM-to-PSG and PSG-to-target-system, we need interface software that schedules and controls communication between FPM and PSG. FPM sends behavioral information and receives target system information through the virtual chip port access routines that are part of the FIM.
There are two communication mechanisms we can use: polling and interrupt. We can apply the polling to obtain the status of the PSG and the target system using communication registers. With a definite time interval, PSG monitors and stores the status of the target system and the PSG itself. When required, the functional model reads the communication registers in PSG through FIM. When there is an urgent system request such as system interrupt and reset, we can use an interrupt mechanism to inform the functional model. If PSG receives a system interrupt from the system board, it interrupts FIM and notifies to FPM that a system interrupt occurred. We can replace the interrupt with the polling, but there are some performance degradation and system consistency problems if the FIM has to poll for unexpected system requests.
We can make the functional model relatively independent to the external systems because FPM can communicate external system through FIM and it hides physical I/O systems such as the target system and PSG. With this feature, the concept of virtual chip can be used as a general verification method that can be applied to various design stages as well as the initial functional verification stage. However this is closely related to the hardwareisoftware partitioning between the virtual chip and its design description model.
Design Partition
The more complex a design becomes, the more transfer traffic is required between FIM and the target system. In addition to that, the design complexity of PSG increases. Therefore we need a proper partitioning between the PSG design and the FIM.
We can consider a trade-off between software and hardware module to obtain efficiency in PSG design and eventually in the verification using the virtual chip. In a case that the design size is large and system is very complex, transfer traffics, between FIM and PSG, required to control the PSG and the target system increase significantly. However VO bandwidth between FIM and PSG is usually fixed if the FIM is running on a commercial computer, and is usually less than that between PSG and the target system in most cases. As a result, increasing the number of I/O operations between FIM and PSG degrades performance of a virtual chip. To enhance virtual chip performance, we have to reduce IiO traffic between FIM and PSG as few as possible.
One feasible method to reduce the traffic is to make the PSG undertake considerable portions of the FPM's role at the expense of increasing the PSG design complexity such that it can generate a bus cycle automatically with minimum guidance from the FPM.
Case Implementation : Virtual Pentium Processor
We have applied the proposed virtual chip concept to implementing a virtual Pentium processor. The FPM and FIM of Pentium processor were described in C language, and the corresponding PSG was designed in Verilog HDL. Finally, we implemented the PSG using 4 ALTERA FPGAs.
Since Pentium processor has 29 address pins, 64 data pins and tens of control I/O pins, PSG and FIM require around one hundred bits of information to request one bus cycle to the target system (Pentium Motherboard) [8]. Accordingly a number of I/O communications between the FIM and the PSG is required for one memory access, because our design was based on 16-bit ISA bus.
For communications between the FIM and the PSG, we used both the polling and interrupt mechanism. To obtain information on system status and PSG status, the polling mechanism is employed. and the interrupt is used to notify an urgent system request to the FPM. The IIU is designed to work with minimal ISA operations so that I/O traffic and its design complexity are significantly reduced. We entrust the FIM for the rest of the IIU control function.
The EIU was designed to support Pentium processor's basic bus cycles and external I/O interfaces. The bus cycles supported are non-pipelined read/write cycle, lock cycle, and interrupt acknowledge cycle. With these bus cycles, we could perform the functional verification of our Pentium processor C model.
Figure 5: Close up of Virtual Pentium Processor
The operating frequency of Pentium processor functional model is in a range of one hundred kHz, so that, to interface between the PSG and the target system, we reduced system clock rate to 5OOkHz for the functional model to process Pentium system's requests properly. There are two major problems in testing the PSG, the FPM and the FIM under the normal operating frequency (Le., at 133MHz or 166MHz). If the frequency of a system board is more than IOMHz, the timer interrupt request occurs so frequently that FPM consumes all of its simulation capability to process the timer services. The other problem is that EIU implemented using FPGAs could operate up to IOMHz. Therefore the operating frequency of system clock is limited to 10MHz. For the host computer, we used a Pentium-Pro 200MHz system
Result and Discussion
We could verify the functional model of Pentium processor using the virtual Pentium processor. Several applications including DOS are successfully executed on the virtual Pentium processor, as shown in Fig. 5 . The IIU is designed to operate about 8MHz which is the same frequency of ISA-bus clock, and the counterpart EIU at 500kHz-system-clock frequency. 
Conclusion
In this paper, we have described the importance of functional verification at an early design stage, and proposed a new concept called virtual chip in order to verify functional models on the target systems. The virtual chip is composed of hardware and software components: the hardware unit called PSG is responsible for generating pin signals of the chip to be developed, while the software unit simulates the behavior of the chip. Besides verifying functional correctness at the early design stage, we can evaluate the performance of the target design for various design parameters and determine the future design strategy and configurations. The PSG interfaces the target system and the functional model that are belonging to completely different test domains, and presents fast and convenient simulation and verification environments. As an application of virtual chip, we have implemented a virtual Pentium processor and could successfully verify our behavior C model on real system boarcls.
